Hazard Algebra for Asynchronous Circuits
نویسنده
چکیده
Our concern is the design of provably correct asynchronous circuits. In such circuits there may occur hazards, due to the delay of signals along wires and components. Informally, a hazard is a time interval during which the output of a circuit, or circuit component, is wrong. Hazards are hardly ever de ned formally in the literature. For a synchronous circuit designer this might be no problem as he assumes the outputs of all components are correct (and stabile) by the next clock edge. Asynchronous or clockless circuits may feature hazards, even though all components are correct. So it is of vital importance for the asynchronous system designer to be able to reason formally about hazards. We shall design an algebra, a formal system, for this purpose and we shall use it to design asynchronous nite-state machines. Our work grew out of an attempt to formalize Peyton Jones's technique for designing asynchronous nite-state machines [3]. A condensed version of this paper appeared in [7].
منابع مشابه
Critical hazard free test generation for asynchronous circuits
We describe a technique to generate critical hazard-free tests for self-timed control circuits build using a macromodule library, in a partial scan based DFT environment. We propose a 6 valued algebra to generate these tests which are guaranteed to be critical hazard free under an unbounded delay model. This algebra has been incorporated in a D-algorithm based automatic test pattern generato,:
متن کاملSynthesis for Testability Techniques for Asynchronous Circuits
Our goal is to synthesize hazard-free asynchronous circuits that are testable in the very stringent hazard-free robust path-delay-fault model. From a synthesis perspective producing circuits satisfying two very stringent requirements, namely, hazard-free operation and hazard-free robust path-delay-fault-testability, poses an especially exciting challenge. In this paper we present techniques whi...
متن کاملSynchronous Vs Asynchronous Design
Much of today’s logic design is based on two major assumptions: all signals are binary, and time is discrete. Both of these assumptions are made in order to simplify logic design. By assuming binary values on signals, simple Boolean logic can be used to describe and manipulate logic constructs. By assuming time is discrete, hazards and feedback can largely be ignored. However, as with many simp...
متن کاملHazard-Free Implementation of the Self-Timed Cell Set in a Xilinx FPGA
When designing asynchronous systems, the problems of hazards becomes an important issue. This paper deals with the hazard-free implementation of asynchronous logic in a look-up table based FPGA. First, the definitions of hazards and techniques to deal with them in gate-level asynchronous circuits are surveyed. Then the look-up table (LUT) model and its associated timing properties are presented...
متن کاملTools for validating asynchronous digital circuits
Asynchronous design methodologies can yield designs that are smaller, and/or consume less power, than their synchronous counterparts. Traditional tools, oriented toward synchronous designs, may miss critical asynchronous design problems. This paper describes the modeling methodology and hazard analysis of the SIMIC logic simulator that address asynchronous designs. It also describes XPOWER, an ...
متن کامل